. "FIG. 5 comprised of FIGS. 5A and 5B, is a schematic block diagram of an IEEE1149.1 serial test bus modified in accordance with the present application illustrating the configuration registers of FIG. 3 in more detail and including memory accessible from the test bus;" . . . .