. . . . "FIGS. 6a and 6 b are a block diagram of the top-level buses of the pipeline of the DSP core of FIG. 2;" .