"FIG. 20A is a block diagram of a single parallel block decoder in accordance with the present invention." . . . .