"FIG.3B is a block diagram of a conventional digital signal processor 40, which may estimate a baseline wander error using a digital circuit 45 and may correct the estimated baseline wander error using an analog circuit 41." . . . .