. . . . "FIGS. 7A and 7B are a plan view and cross sectional view of the structure of a three-dimensional memory unit with a chip selector chip incorporated according to a fifth embodiment of the present invention;" .