"Finally, the processor unit may request an instruction which is a conditional jump or branch and such an instruction is not handled efficiently by either a cache memory or register." . . . . . .