. . . "FIGS. 8 A, B and C is a timing diagram of the operation of the input buffer of FIG. 7;" .