. . . "FIGS. 5A and 5B are a block diagram and a circuit schematic of a three-input cell for use in the array of FIG. 1." . . . .