. . "FIG. 5 which consists of FIGS. 5a and 5b, is a more detailed schematic block diagram of the novel synchronizing clock system logic circuits shown in block diagram in FIG. 1." . . .