. . . "FIGS. 3A and 3B are a plan view and a perspective view, respectively, of a semiconductor chip having a stress relieving bump provided on the periphery thereof;" . . . .