<http://webisa.webdatacommons.org/452377991>	<http://www.w3.org/1999/02/22-rdf-syntax-ns#type>	<http://www.w3.org/ns/prov#Entity> .
<http://webisa.webdatacommons.org/prov/270621556>	<http://www.w3.org/ns/prov#wasDerivedFrom>	<http://webisa.webdatacommons.org/452377991> .
<http://webisa.webdatacommons.org/452377991>	<http://www.w3.org/ns/prov#value>	"The present invention relates to a computer implemented method for verifying that a circuit or other system satisfies its specification, which operates at a low level and is based on quantified Boolean logic rather than first-order or higher-order logic." .
<http://webisa.webdatacommons.org/452377991>	<http://www.w3.org/ns/prov#wasQuotedFrom>	<google.com> .