"conductive layer on a second major surface of said semiconductor substrate which is on an opposite side to said first major surface, said fourth semiconductor layers being formed in a shape including columns and a link portion linking adjacent two of said columns, wherein at said third step and at said tenth step, said opening of said resist is formed to surround said fifth and said fourth semicon" . . . .