"FIG. 5B is a second portion of a schematic block diagram of the clock routing tree of FIG. 5A;" . . . .