"B is an enlarged view illustrating the distributed array of parallel transistor used in the power switch of Figure 3A. Figure 3C is a schematic plan view of a distributed transistor fabricated in a checkerboard pattern." . . . .