"FIG. 3 which is composed of individual FIGS. 3A and 3B, is a block diagram of an exemplary embodiment of a DMA control circuit constructed in accordance with an embodiment of the present invention." . . . .