. "In an FPGA device having a plurality of variable grain, configurable logic blocks (VGB's) and interconnect resources including lines of diversified continuous lengths for interconnecting said VGB's, an embedded memory subsystem comprising:" . . .