A system as defined in claim 23 in which said circuit including said switch includes a controllable delay means adapted under control of the microprocessor to delay outgoing data signals a time sufficient to synchronize data signals transmitted and received by said receiving station.