A variable delay apparatus to generate a pre-determined delay corresponding to a desired jitter amplitude for an input sequence of data bits, comprising: a multi-phase clock-generation component outputting n phases, wherein n is an integer greater than 1; a selector comprising: a delay block that outputs n phase selection bits, each phase selection bit respectively selecting or blocking each of sa