or not in response to a first test execution command supplied from said memory controller, and supplying a test result information including an address of a defective memory cell to said memory controller, wherein said memory controller does not access to the defective memory cell in said memory circuit and accesses only to a normal memory cell, based on the test result information supplied from s