The design structure of claim 11, wherein the control logic further utilizes the compare circuitry during a first test phase to compare a failing address associated with a failing element with each FAR to determine if the failing address has already been stored in a FAR.