The N bit word in the counter is then decremented by one (until it becomes zero) in response to each pulse of a clock signal having a frequency of M???2N ???FLOAD where M is a positive integer greater than one, so that the N bit word is decremented to zero M times in each period P.