ates a flow chart of the PSA compilation process;FIG. 4 illustrates a schematic block diagram of the PSA hardware architecture 150; andFIG. 5 illustrates a schematic block diagram of the task engine hardware architecture.DETAILED DESCRIPTIONFIG. 2 is a block diagram of a method of generating application specific integrated circuits (ASICs) 50 that embodies the invention.