The present inventors have moreover observed a need in the art to address the need for active termination impedance control for a plurality of multi-core processor packages, as described above, that are coupled together over a bus to a memory controller or other device.