As explained above, the first embodiment does not require address information and other information to be taken into the memory circuit 2 during a burst operation, and the supply of clock signals and input signals to the memory circuit 2 is suspended.