state machine or other circuitry/logic formed internally to each device that can act as a slave for a transaction bus speed. Alternatively, the state machine or functionally equivalent circuitry may be formed externally to provide latching information