switching component other than an XOR logic gate; and (b) using said space compaction logic block connected to said chain-switching matrix block for compacting the outputs of saidchain-switching matrix block to generate said compacted test responses at said M external scan outputs; wherein X-induced masking and aliasing is minimized, thus allowing fault effects to be observed and fault coverage in