Instead of an ASIC, a memory controller or other logic determines whether the SDRAM 920-1 to 920-10 on the DIMM 92 is in a READ/WRITE state or the bit switches 929-1 to 929-10 should remain inactive and passes a control signal on line 930 effecting that result.