As has been explained above, according to the present invention, the row-based power source current mainly including the restore current for memory cells and the dissipated current for reading and writing data in the DQ buffers can be dispersed to the upper and lower sides with the interface circuit 1 interposed therebetween, in a multi-bank-structured DRAM capable of high-speed data transfer.