The computing system of claim 1, wherein said at least one instruction is an instruction with at least one floating point number argument and said means for outputting includes means for outputting from the hardware rendering device a fractional portion of said at least one floating point number argument.