Only one of the outputs S1 to S17 will be negative, which will be the output having the highest VMF input signal applied to the transistor connected thereto, since the voltage at the emitter of all of the transistors except for the transistor having the highest base input, will be sufficient to drive it to cut off.