FIG. 4A is a plan view showing a memory cell layout of a semiconductor DRAM device according to the present invention, wherein a plurality of rectangular active regions a are formed on a semiconductor substrate 21, and a plurality of bit lines 26 are formed parallel to the active regions a and have contact portions 26a on the active regions a.