word addresses, (a2) an arithmetic unit having multi-bit inputs and outputs, (a3) a bus between the memory and the arithmetic unit, and (a4) a control unit including means for producing successive operational sequences which include(i) fetching an addressed instruction word from memory, (ii) feeding to the arithmetic unit the operand from the memory location represented by the address in the fetc