If the component is a process, the component pins are the Verilog variables or part selected variables of each statement in the process, except the variables that are used only internally to the process. [0074] Still referring to FIG. 6 and following design expansion (600), the component modeling information is extracted from the component in Step 601.