A timepiece as defined in claim 11 i wherein said frequency divider comprises a multiplicity of cascaded binary counting stages each provided with a resetting input, said holding means including a switch operable to apply a blocking potential to the resetting inputs of all said stages. 16.