In the above arrangement, the potential of the output terminal 642 of a main logic circuit constituting the 2-input NAND gate circuit goes to a low level only when both potentials of the input terminals 641 and 642 goes to a high level, and goes to the high level when a signal other than the above is input.