The data processing cell of claim 16 wherein said plurality of digital signal memories includes a carry input memory connected to the carry input terminal of the full adder, said cell including means for selectively storing a binary ONE or a binary ZERO logic level in said carry input memory in response to said control signals.