to the data bit on said first write data line, the memory array comprising:a source of a boosted voltage; and driving circuit coupled to said first write data line, said second write data line, and said boosted voltage source for driving said data bit to said bitline driver at a level of said boosted voltages, said driving circuit including first and second complementary level shifters coupled re