transferring data between the memory cell being accessed and the bit line, wherein each of the memory cells including a capacitor, and a transistor formed vertically from a substrate of the memory device, the transistor including a first source/drain region, a body region, and a second source/drain region, the capacitor including a first capacitor plate integral with the second source/drain region