y implemented, using matrices 150A and 150B configured as adaptive finite state machines, as a reduced instruction set (???RISC???) processor, controller or other device or IC capable of performing the two types of functionality discussed below. (Alternatively, these functions may be implemented utilizing a conventional RISC or other processor.) The first control functionality, referred to as ???k