One specific problem of interest here is a situation where, due to the fact that the program is attempting to interface directly with hardware which is different from the hardware it was written to interface with, the program may inadvertently enable the FIFO memory 37 in the controller integrated circuit 36 and then attempt to carry out a DMA read, write or verify cycle.