There are disadvantages, however, including the fact that creating these transistors requires additional processing steps to augment the standard CMOS process (anywhere from 4 to 30 layers may be required depending on the specific process and application).