5A and 5B are a circuit diagram of an example of another configuration of the output circuit used in the logic cell of the present invention and a logic table; [0029]FIGS. 6A and 6B are views for explaining how to form a logic tree circuit of the related art; [0030]FIGS. 7A and 7B are views for