The system designer's choices of serial or parallel as well as the number of bits per register transfer operation, depends on factors including system and device timing limitations, noise immunity, power dissipation, device size, topology, and layout constraints.