The circuit as recited in claim 1, wherein the programmable delay is: ttotal =tfixed ???(S+1)tblock, wherein ttotal is the delay through said programmable delay circuit, tfixed is the delay through said demultiplexer, tblock is the delay through one of said logic gates, and S is a number representing said predetermined delay. 5.