For example, at high integration densities, a connection such as a word or bit line of a memory will present significant RC delays and waveform distortions where the total switched capacitance, C, is dominated by the sum of device capacitances of a large number of load devices and the total resistance, R, is dominated by the resistance of the long word or bit lines of small cross-section.