Moreover, continual improvements in semiconductor manufacturing and packaging techniques have increased the density and memory capacity of the packaged DRAM chips to the point where the density of interconnections of address, data and control wiring is a limiting factor.