FIG. 12A is a diagram illustrating a cross-sectional view of a nonvolatile semiconductor memory device according to a fourth embodiment of the present invention during an erase operation, and FIG. 12B is a diagram illustrating a cross-sectional view of the memory device according to the fourth embodiment during a program operation;