Additional details of exemplary circuits, operation, bias conditions, float conditions, modes of operation including read and program modes, and the like, are further described in ???Word Line Arrangement Having Multi-Layer Word Line Segments for Three-Dimensional Memory Array??? by Roy E. Scheuerlein, U.S. Patent Application Publication No. 2004-0190360 A1, already referenced above.