A processing circuit as claimed in claim 3, one of said first and said second input data signals standing for a first value which is not smaller than -2K and is smaller than 2K, where K is a natural number, while the other of said first and said second input data signals stands for a second value which is not smaller than -1 and is smaller than +1, wherein said third predetermined number is equal