A programmable logic device comprising: interconnect means including vertical lines segmented within a repairable region; logic regions; means for coupling the interconnect means to the logic regions; wherein the means for coupling the interconnect means to the logic regions includes first coupling means for driving logic regions from the interconnect means and second coupling means for driving th